Thank you for registering.

One of our academic counsellors will contact you within 1 working day.

Please check your email for login details.
MY CART (5)

Use Coupon: CART20 and get 20% off on all online Study Material

ITEM
DETAILS
MRP
DISCOUNT
FINAL PRICE
Total Price: Rs.

There are no items in this cart.
Continue Shopping

RISHI BHATT in JFET when we plot graph between Vds and Id then Vgs can be positive or negative . now as the input junction is to be reverse bias (consider n channel JFET). NOW AS PER THE POSITIVE AND NEGATIVE SIGN , IS WE HAVE TO CHANGE THE POLARITY OF THE Vgs. RISHI BHATT


RISHI BHATT

in JFET when we plot graph between Vds and Id then Vgs can be positive or negative . now as the input junction is to be reverse bias (consider n channel JFET). NOW AS PER THE POSITIVE AND NEGATIVE SIGN , IS WE HAVE TO CHANGE THE POLARITY OF THE Vgs.

RISHI BHATT

Grade:

1 Answers

Aman Bansal
592 Points
9 years ago

Dear Rishi,

In case of reverse bias the current Id is almost zero so we need to keep V gs posetive,

Best Of Luck...!!!!

Cracking IIT just got more exciting,It’s not just all about getting assistance from IITians, alongside Target Achievement and Rewards play an important role. ASKIITIANS has it all for you, wherein you get assistance only from IITians for your preparation and win by answering queries in the discussion forums. Reward points 5 + 15 for all those who upload their pic and download the ASKIITIANS Toolbar, just a simple  to download the toolbar….

So start the brain storming…. become a leader with Elite Expert League ASKIITIANS

Thanks

Aman Bansal

Askiitian Expert

Think You Can Provide A Better Answer ?

Provide a better Answer & Earn Cool Goodies See our forum point policy

ASK QUESTION

Get your questions answered by the expert for free